CPU, Power, Memory

CPU - Power Management Control

CPU - Power Management Control firmware setup page decoded from AMI HII/IFR resources.

Form ID: 0x275e
Records: 56
Parents: Power & Performance
Children: Custom P-state Table, CPU VR Settings, Power Limit 3 Settings, Config TDP Configurations, View/Configure CPU Lock Options
Path: Setup / Advanced / Power & Performance / CPU - Power Management Control / Setup / Advanced / Advanced / Power & Performance / CPU - Power Management Control

Record 636

Boot performance mode

Firmware Value

Select the performance state that the BIOS will set starting from reset vector.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x272a
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x13
Width: 1 byte(s)
Range: 0 to 2 step 0

Value	Label	Markers
`0`	Max Battery
`1`	Max Non-Turbo Performance
`2`	Turbo Performance

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`2`	Turbo Performance

Permalink

Record 637

Intel(R) SpeedStep(tm)

Firmware Value

Allows more than two frequency ranges to be supported.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x272b
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x9
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 230, "type": "SuppressIf", "offset": 342474, "expr": ["EqIdVal QuestionId: 0x1292, Value: 0x0"]}

Permalink

Record 638

Race To Halt (RTH)

Firmware Value

Enable/Disable Race To Halt feature.

Firmware help text

Enable/Disable Race To Halt feature. RTH will dynamically increase CPU frequency in order to enter pkg C-State faster to reduce overall power. (RTH is controlled through MSR 1FC bit 20)

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x242
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xa
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 639

Intel(R) Speed Shift Technology

Firmware Value

Enable/Disable Intel(R) Speed Shift Technology support.

Firmware help text

Enable/Disable Intel(R) Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x272c
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xb
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 640

Per Core P State OS control mode

Firmware Value

Enable/Disable Per Core P state OS control mode.

Firmware help text

Enable/Disable Per Core P state OS control mode. Disabling will set Bit 31 = 1 command 0x06. When set, the highest core request is used for all other core requests.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x243
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xe
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 641

HwP Autonomous Per Core P State

Firmware Value

Disable Autonomous PCPS (Bit 30 = 1, command 0x11) Autonomous will request the same value for all cores all the time.

Firmware help text

Disable Autonomous PCPS (Bit 30 = 1, command 0x11) Autonomous will request the same value for all cores all the time. Enable PCPS (default Bit 30 = 0, command 0x11)

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x244
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xf
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 231, "type": "SuppressIf", "offset": 342616, "expr": ["EqIdVal QuestionId: 0x1291, Value: 0x0"]}

Permalink

Record 642

HwP Autonomous EPP Grouping

Firmware Value

Enable EPP grouping (default Bit 29 =0, command 0x11) Autonomous will request the same values for all cores with same EPP.

Firmware help text

Enable EPP grouping (default Bit 29 =0, command 0x11) Autonomous will request the same values for all cores with same EPP. Disable EPP grouping (Bit 29 =1 , command 0x11) autonomous will not necessarily request same values for all cores with same EPP.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x245
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x10
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 231, "type": "SuppressIf", "offset": 342616, "expr": ["EqIdVal QuestionId: 0x1291, Value: 0x0"]}

Permalink

Record 643

EPB override over PECI

Firmware Value

Enable/Disable EPB override over PECI.

Firmware help text

Enable/Disable EPB override over PECI. Enable by sending pcode command 0x2b , subcommand 0x3 to 1. This will allow OOB EPB PECI override control

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x246
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x11
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 231, "type": "SuppressIf", "offset": 342616, "expr": ["EqIdVal QuestionId: 0x1291, Value: 0x0"]}

Permalink

Record 644

HwP Fast MSR Support

Firmware Value

Enable/Disable HwP Fast MSR Support for IA32_HWP_REQUEST MSR.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x247
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x12
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 231, "type": "SuppressIf", "offset": 342616, "expr": ["EqIdVal QuestionId: 0x1291, Value: 0x0"]}
{"condition_id": 232, "type": "SuppressIf", "offset": 342723, "expr": ["EqIdVal QuestionId: 0x1290, Value: 0x0"]}

Permalink

Record 645

HwP Lock

Firmware Value

Enable/Disable HWP Lock support in Misc Power Management MSR.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x248
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x228
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 231, "type": "SuppressIf", "offset": 342616, "expr": ["EqIdVal QuestionId: 0x1291, Value: 0x0"]}

Permalink

Record 646

HDC Control

Firmware Value

This option allows HDC configuration.

Firmware help text

This option allows HDC configuration. Disabled: Disable HDC Enabled: Can be enabled by OS if OS native support is available.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x249
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4a
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 647

Config TDP Configurations

Menu Link

Configurable Processor Base Power (cTDP) Configurations

Form: CPU - Power Management Control
Opcode: Ref
Question ID: 0x24a

Visibility / conditions

{"condition_id": 233, "type": "SuppressIf", "offset": 342834, "expr": ["EqIdVal QuestionId: 0x128A, Value: 0x0"]}

Permalink

Record 648

CPU VR Settings

Menu Link

CPU VR Settings

Form: CPU - Power Management Control
Opcode: Ref
Question ID: 0x24b

Permalink

Record 649

Platform PL1 Enable

Firmware Value

Enable/Disable Platform Power Limit 1 programming.

Firmware help text

Enable/Disable Platform Power Limit 1 programming. If this option is enabled, it activates the PL1 value to be used by the processor to limit the average power of given time window.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x24c
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x31
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 650

Platform PL1 Power

Firmware Value

Platform Power Limit 1 Power in Milli Watts/Percent.

Firmware help text

Platform Power Limit 1 Power in Milli Watts/Percent. BIOS will round to the nearest 1/8W when programming. Any value can be programmed between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). For example, if 12.50W, enter 12500, if 12%, enter 12000, if 50%, enter 50000. This setting will act as the new PL1 value for the Package RAPL algorithm.

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x24d
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x32
Width: 4 byte(s)
Range: 0 to 4095875 step 125

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`200000`

Visibility / conditions

{"condition_id": 234, "type": "SuppressIf", "offset": 342907, "expr": ["EqIdVal QuestionId: 0x24C, Value: 0x0"]}

Permalink

Record 651

Platform PL1 Time Window

Firmware Value

Platform Power Limit 1 Time Window value in seconds.

Firmware help text

Platform Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 = default values. Indicates the time window over which Platform Processor Base Power (TDP) value should be maintained.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x24e
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x36
Width: 1 byte(s)
Range: 0 to 128 step 0

Value	Label	Markers
`0`	0
`1`	1	Standard defaultManufacturing default
`2`	2
`3`	3
`4`	4
`5`	5
`6`	6
`7`	7
`8`	8
`10`	10
`12`	12
`14`	14
`16`	16
`20`	20
`24`	24
`28`	28
`32`	32
`40`	40
`48`	48
`56`	56
`64`	64
`80`	80
`96`	96
`112`	112
`128`	128

Visibility / conditions

{"condition_id": 234, "type": "SuppressIf", "offset": 342907, "expr": ["EqIdVal QuestionId: 0x24C, Value: 0x0"]}

Permalink

Record 652

Platform PL2 Enable

Firmware Value

Enable/Disable Platform Power Limit 2 programming.

Firmware help text

Enable/Disable Platform Power Limit 2 programming. If this option is disabled, BIOS will program the default values for Platform Power Limit 2.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x24f
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x37
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 653

Platform PL2 Power

Firmware Value

Platform Power Limit 2 Power in Milli Watts/Percent.

Firmware help text

Platform Power Limit 2 Power in Milli Watts/Percent. BIOS will round to the nearest 1/8W when programming. Any value can be programmed between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). For example, if 12.50W, enter 12500, if 12%, enter 12000, if 50%, enter 50000. This setting will act as the new PL2 value for the Package RAPL algorithm.

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x250
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x38
Width: 4 byte(s)
Range: 0 to 4095875 step 125

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`253000`

Visibility / conditions

{"condition_id": 235, "type": "SuppressIf", "offset": 343181, "expr": ["EqIdVal QuestionId: 0x24F, Value: 0x0"]}

Permalink

Record 654

ATX Telemetry Unit

Firmware Value

ATX Telemetry Unit in Watts or Percentage.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x251
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x384
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Watts
`1`	Percentage

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`	Watts

Permalink

Record 655

Power Limit 4 Override

Firmware Value

Enable/Disable Power Limit 4 override.

Firmware help text

Enable/Disable Power Limit 4 override. If this option is disabled, BIOS will leave the default values for Power Limit 4.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x252
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2a
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`	Disabled

Permalink

Record 656

Power Limit 4

Firmware Value

Power Limit 4 in Milli Watts.

Firmware help text

Power Limit 4 in Milli Watts. BIOS will round to the nearest 1/8W when programming. For 12.50W, enter 12500. If the value is 0, BIOS leaves default value

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x253
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2b
Width: 4 byte(s)
Range: 0 to 4095875 step 125

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 236, "type": "SuppressIf", "offset": 343306, "expr": ["EqIdVal QuestionId: 0x252, Value: 0x0"]}

Permalink

Record 657

Power Limit 4 Lock

Firmware Value

Power Limit 4 MSR 601h Lock.

Firmware help text

Power Limit 4 MSR 601h Lock. When enabled PL4 configurations are locked during OS. When disabled PL4 configuration can be changed during OS.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x254
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2f
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 237, "type": "SuppressIf", "offset": 343353, "expr": ["EqIdVal QuestionId: 0x252, Value: 0x0"]}

Permalink

Record 658

C states

Firmware Value

Enable/Disable CPU Power Management.

Firmware help text

Enable/Disable CPU Power Management. Allows CPU to go to C states when it's not 100% utilized.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x272d
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x14
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`1`	Enabled

Visibility / conditions

{"condition_id": 238, "type": "SuppressIf", "offset": 343396, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0"]}

Permalink

Record 659

Enhanced C-states

Firmware Value

Enable/Disable C1E.

Firmware help text

Enable/Disable C1E. When enabled, CPU will switch to minimum speed when all cores enter C-State.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x255
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x15
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 239, "type": "SuppressIf", "offset": 343445, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or", "EqIdVal QuestionId: 0x128F, Value: 0x0", "Or"]}

Permalink

Record 660

C-State Auto Demotion

Firmware Value

Configure C-State Auto Demotion

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x256
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x3e
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	C1	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 661

C-State Un-demotion

Firmware Value

Configure C-State Un-demotion

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x257
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x3f
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	C1	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 662

Package C-State Demotion

Firmware Value

Package C-State Demotion

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x258
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x40
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 663

Package C-State Un-demotion

Firmware Value

Package C-State Un-demotion

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x259
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x41
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 664

CState Pre-Wake

Firmware Value

Disable - Sets bit 30 of POWER_CTL MSR(0x1FC) to 1 to disable the Cstate Pre-Wake

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x25a
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x3d
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 665

IO MWAIT Redirection

Firmware Value

When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDRBASE+offset to MWAIT(offset)

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x25b
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x48
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`	Disabled

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 666

Package C State Limit

Firmware Value

Maximum Package C State Limit Setting.

Firmware help text

Maximum Package C State Limit Setting. Cpu Default: Leaves to Factory default value.Auto: Initializes to deepest available Package C State Limit.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x25c
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4b
Width: 1 byte(s)
Range: 0 to 255 step 0

Value	Label	Markers
`0`	C0/C1
`1`	C2
`2`	C3
`3`	C6
`4`	C7
`5`	C7S
`6`	C8
`7`	C9
`8`	C10
`254`	Cpu Default	Standard default
`255`	Auto

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`	C0/C1

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 667

Time Unit

Firmware Value

Unit of measurement for IRTL value - bits [12:10]

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x25d
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4c
Width: 1 byte(s)
Range: 0 to 5 step 0

Value	Label	Markers
`0`	1 ns
`1`	32 ns
`2`	1024 ns	Standard defaultManufacturing default
`3`	32768 ns
`4`	1048576 ns
`5`	33554432 ns

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 668

Latency

Firmware Value

Interrupt Response Time Limit value- bits [9:0], Enter 0-1023

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x25e
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x51
Width: 2 byte(s)
Range: 0 to 1023 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 669

Time Unit

Firmware Value

Unit of measurement for IRTL value - bits [12:10]

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x25f
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4d
Width: 1 byte(s)
Range: 0 to 5 step 0

Value	Label	Markers
`0`	1 ns
`1`	32 ns
`2`	1024 ns	Standard defaultManufacturing default
`3`	32768 ns
`4`	1048576 ns
`5`	33554432 ns

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 670

Latency

Firmware Value

Interrupt Response Time Limit value- bits [9:0], Enter 0-1023

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x260
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x53
Width: 2 byte(s)
Range: 0 to 1023 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}

Permalink

Record 671

Time Unit

Firmware Value

Unit of measurement for IRTL value - bits [12:10]

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x261
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4e
Width: 1 byte(s)
Range: 0 to 5 step 0

Value	Label	Markers
`0`	1 ns
`1`	32 ns
`2`	1024 ns	Standard defaultManufacturing default
`3`	32768 ns
`4`	1048576 ns
`5`	33554432 ns

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 672

Latency

Firmware Value

Interrupt Response Time Limit value- bits [9:0], Enter 0-1023

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x262
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x55
Width: 2 byte(s)
Range: 0 to 1023 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 673

Time Unit

Firmware Value

Unit of measurement for IRTL value - bits [12:10]

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x263
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x4f
Width: 1 byte(s)
Range: 0 to 5 step 0

Value	Label	Markers
`0`	1 ns
`1`	32 ns
`2`	1024 ns	Standard defaultManufacturing default
`3`	32768 ns
`4`	1048576 ns
`5`	33554432 ns

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 674

Latency

Firmware Value

Interrupt Response Time Limit value- bits [9:0], Enter 0-1023

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x264
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x57
Width: 2 byte(s)
Range: 0 to 1023 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 675

Time Unit

Firmware Value

Unit of measurement for IRTL value - bits [12:10]

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x265
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x50
Width: 1 byte(s)
Range: 0 to 5 step 0

Value	Label	Markers
`0`	1 ns
`1`	32 ns
`2`	1024 ns	Standard defaultManufacturing default
`3`	32768 ns
`4`	1048576 ns
`5`	33554432 ns

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 676

Latency

Firmware Value

Interrupt Response Time Limit value- bits [9:0], Enter 0-1023

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x266
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x59
Width: 2 byte(s)
Range: 0 to 1023 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 240, "type": "SuppressIf", "offset": 343506, "expr": ["EqIdVal QuestionId: 0x128E, Value: 0x0", "EqIdVal QuestionId: 0x272D, Value: 0x0", "Or"]}
{"condition_id": 241, "type": "SuppressIf", "offset": 344028, "expr": ["EqIdVal QuestionId: 0x118C, Value: 0x2", "Not"]}

Permalink

Record 677

Thermal Monitor

Firmware Value

Enable/Disable Thermal Monitor

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x267
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x42
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled
`1`	Enabled	Standard defaultManufacturing default

Permalink

Record 678

Interrupt Redirection Mode Selection

Firmware Value

Interrupt Redirection Mode Select for Logical Interrupts

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x268
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x49
Width: 1 byte(s)
Range: 0 to 7 step 0

Value	Label	Markers
`0`	Fixed Priority	Standard defaultManufacturing default
`1`	Round robin
`2`	Hash Vector
`7`	No Change

Permalink

Record 679

Timed MWAIT

Firmware Value

Enable/Disable Timed MWAIT Support

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x269
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x47
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 242, "type": "SuppressIf", "offset": 344421, "expr": ["EqIdVal QuestionId: 0x128D, Value: 0x0"]}

Permalink

Record 680

Custom P-state Table

Menu Link

Add Custom P-state Table

Form: CPU - Power Management Control
Opcode: Ref
Question ID: 0x26a

Permalink

Record 681

EC Turbo Control Mode

Firmware Value

Enable/Disable EC Turbo Control mode

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x26b
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xc7
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 243, "type": "SuppressIf", "offset": 344479, "expr": ["EqIdVal QuestionId: 0x11BB, Value: 0x1", "Not", "EqIdVal QuestionId: 0x11BB, Value: 0x6", "Not", "And", "EqIdVal QuestionId: 0x11BB, Value: 0x5", "Not", "And", "EqIdVal QuestionId: 0x2A3D, Value: 0x0", "Or"]}

Permalink

Record 682

AC Brick Capacity

Firmware Value

Specify the AC Brick capacity

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x26c
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xc8
Width: 1 byte(s)
Range: 1 to 3 step 0

Value	Label	Markers
`1`	90W AC Brick	Standard defaultManufacturing default
`2`	65W AC Brick
`3`	75W AC Brick

Visibility / conditions

{"condition_id": 244, "type": "SuppressIf", "offset": 344554, "expr": ["EqIdVal QuestionId: 0x26B, Value: 0x0"]}

Permalink

Record 683

EC Polling Period

Firmware Value

Count 1 to 255 for a range of 10ms to 2.55 seconds (1 count = 10ms)

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x26d
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xc9
Width: 1 byte(s)
Range: 1 to 255 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`1`

Visibility / conditions

{"condition_id": 244, "type": "SuppressIf", "offset": 344554, "expr": ["EqIdVal QuestionId: 0x26B, Value: 0x0"]}

Permalink

Record 684

EC Guard Band Value

Firmware Value

Count 1 to 20 for a range of 1 watt to 20 watts

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x26e
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xca
Width: 1 byte(s)
Range: 0 to 20 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 244, "type": "SuppressIf", "offset": 344554, "expr": ["EqIdVal QuestionId: 0x26B, Value: 0x0"]}

Permalink

Record 685

EC Algorithm Selection

Firmware Value

Count 1 to 10 for Algorithm Selection

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x26f
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0xcb
Width: 1 byte(s)
Range: 1 to 10 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`1`

Visibility / conditions

{"condition_id": 244, "type": "SuppressIf", "offset": 344554, "expr": ["EqIdVal QuestionId: 0x26B, Value: 0x0"]}

Permalink

Record 686

Energy Performance Gain

Firmware Value

Enable/disable Energy Performance Gain.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x270
VarStore: SaSetup
VarStore GUID: 72C5E28C-7783-43A1-8767-FAD73FCCAFA4
Offset: 0x75
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Permalink

Record 687

EPG DIMM Idd3N

Firmware Value

Active standby current (Idd3N) in milliamps from datasheet.

Firmware help text

Active standby current (Idd3N) in milliamps from datasheet. Must be calculated on a per DIMM basis.

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x271
VarStore: SaSetup
VarStore GUID: 72C5E28C-7783-43A1-8767-FAD73FCCAFA4
Offset: 0x76
Width: 2 byte(s)
Range: 0 to 2000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`26`

Visibility / conditions

{"condition_id": 245, "type": "GrayOutIf", "offset": 344712, "expr": ["EqIdVal QuestionId: 0x270, Value: 0x0"]}

Permalink

Record 688

EPG DIMM Idd3P

Firmware Value

Active power-down current (Idd3P) in milliamps from datasheet.

Firmware help text

Active power-down current (Idd3P) in milliamps from datasheet. Must be calculated on a per DIMM basis.

Form: CPU - Power Management Control
Opcode: Numeric
Question ID: 0x272
VarStore: SaSetup
VarStore GUID: 72C5E28C-7783-43A1-8767-FAD73FCCAFA4
Offset: 0x78
Width: 2 byte(s)
Range: 0 to 2000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`11`

Visibility / conditions

{"condition_id": 245, "type": "GrayOutIf", "offset": 344712, "expr": ["EqIdVal QuestionId: 0x270, Value: 0x0"]}

Permalink

Record 689

Power Limit 3 Settings

Menu Link

Power Limit 3 Settings

Form: CPU - Power Management Control
Opcode: Ref
Question ID: 0x273

Permalink

Record 690

CPU Lock Configuration

Menu Link

CPU Lock Configuration

Form: CPU - Power Management Control
Opcode: Ref
Question ID: 0x274

Permalink

Record 691

Dual Tau Boost

Firmware Value

Enable Dual Tau Boost feature.

Firmware help text

Enable Dual Tau Boost feature. This is only applicable for Desktop 35W/65W/125W sku. When DPTF is enabled this feature is ignored.

Form: CPU - Power Management Control
Opcode: OneOf
Question ID: 0x275
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2ad
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Visibility / conditions

{"condition_id": 246, "type": "SuppressIf", "offset": 344810, "expr": ["EqIdVal QuestionId: 0x11BB, Value: 0x2", "Not"]}
{"condition_id": 247, "type": "GrayOutIf", "offset": 344822, "expr": ["EqIdVal QuestionId: 0x375, Value: 0x1"]}

Permalink