CPU, Power, Memory

CPU VR Settings

CPU VR Settings firmware setup page decoded from AMI HII/IFR resources.

Form ID: 0x2762
Records: 26
Parents: CPU - Power Management Control
Children: Acoustic Noise Settings, Core/IA VR Settings, GT VR Settings, SA VR Settings, RFI Settings
Path: Setup / Advanced / Power & Performance / CPU - Power Management Control / CPU VR Settings / Setup / Advanced / Advanced / Power & Performance / CPU - Power Management Control / CPU VR Settings

Record 790

PSYS Slope

Firmware Value

PSYS Slope defined in 1/100 increments.

Firmware help text

PSYS Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 = AUTO. Uses BIOS VR mailbox command 0x9.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2b8
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x127
Width: 1 byte(s)
Range: 0 to 200 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 791

PSYS Offset

Firmware Value

PSYS Offset defined in 1/1000 increments.

Firmware help text

PSYS Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. PSYS Uses BIOS VR mailbox command 0x4.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2b9
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x128
Width: 2 byte(s)
Range: 0 to 63999 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 792

PSYS Prefix

Firmware Value

Sets the offset value as positive or negative.

Form: CPU VR Settings
Opcode: OneOf
Question ID: 0x2ba
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x12a
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	+	Standard defaultManufacturing default
`1`	-

Permalink

Record 793

PSYS PMax Power

Firmware Value

PSYS PMax power, defined in 1/8 Watt or Percent increments.

Firmware help text

PSYS PMax power, defined in 1/8 Watt or Percent increments. For Watts, Range is 0-8191 (ex. for 125W, enter 1000). For ATX12VO Percent, Range is 0-1600 (ex. for 200%, enter 1600).Uses BIOS VR mailbox command 0xB.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2bb
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x12b
Width: 2 byte(s)
Range: 0 to 8191 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 794

Min Voltage Override

Firmware Value

Min Voltage Override.

Firmware help text

Min Voltage Override. Enable to override minimum voltage for runtime and for C8.

Form: CPU VR Settings
Opcode: OneOf
Question ID: 0x2bc
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x207
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Enabled

Permalink

Record 795

Min Voltage Runtime

Firmware Value

Min Voltage for Runtime.

Firmware help text

Min Voltage for Runtime. Range is 0 - 1999mV in 1/128 volt increments. Input is in mVolts.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2bd
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x208
Width: 2 byte(s)
Range: 0 to 1999 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 300, "type": "SuppressIf", "offset": 349012, "expr": ["EqIdVal QuestionId: 0x2BC, Value: 0x0"]}

Permalink

Record 796

Min Voltage C8

Firmware Value

Min Voltage for Package C8.

Firmware help text

Min Voltage for Package C8. Range is 0 - 1999mV in 1/128 volt increments. Input is in mVolts.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2be
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x20a
Width: 2 byte(s)
Range: 0 to 1999 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Visibility / conditions

{"condition_id": 300, "type": "SuppressIf", "offset": 349012, "expr": ["EqIdVal QuestionId: 0x2BC, Value: 0x0"]}

Permalink

Record 797

VccIn Aux Icc Max

Firmware Value

Sets the Max Icc VccIn Aux value defined in 1/4A increments.

Firmware help text

Sets the Max Icc VccIn Aux value defined in 1/4A increments. Range is 0-512. For an IccMax 32A, enter 128(32*4).

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2bf
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2e8
Width: 2 byte(s)
Range: 0 to 512 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 798

VccIn Aux IMON Slope

Firmware Value

VccIN Aux IMON Slope defined in 1/100 increments.

Firmware help text

VccIN Aux IMON Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 = AUTO. Uses BIOS VR mailbox command 0x18.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c0
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2ea
Width: 2 byte(s)
Range: 0 to 200 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`100`

Permalink

Record 799

VccIN Aux IMON Offset

Firmware Value

VccIN Aux IMON Offset defined in 1/1000 increments.

Firmware help text

VccIN Aux IMON Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. IMON Uses BIOS VR mailbox command 0x18.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c1
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2ec
Width: 2 byte(s)
Range: 0 to 63999 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 800

VccIN Aux IMON Prefix

Firmware Value

Sets the offset value as positive or negative.

Form: CPU VR Settings
Opcode: OneOf
Question ID: 0x2c2
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2ee
Width: 1 byte(s)
Range: 0 to 1 step 0

Value	Label	Markers
`0`	+	Standard defaultManufacturing default
`1`	-

Permalink

Record 801

Vsys/Psys Critical

Firmware Value

Vsys/Psys Critical Enable or disable

Form: CPU VR Settings
Opcode: OneOf
Question ID: 0x2c3
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2ef
Width: 1 byte(s)
Range: 0 to 2 step 0

Value	Label	Markers
`0`	Disabled	Standard defaultManufacturing default
`1`	Psys Critical
`2`	Vsys Critical

Permalink

Record 802

Vsys/Psys Full Scale

Firmware Value

Input Vsys/Psys Full Scale and Critical Threshold to program Vsys/Psys Critical(0x4A).

Firmware help text

Input Vsys/Psys Full Scale and Critical Threshold to program Vsys/Psys Critical(0x4A). Vsys/Psys Critical = (Critical Threshold/Full Scale) * 0xFF, Input is in mVolts.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c4
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x38d
Width: 4 byte(s)
Range: 0 to 255000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`200000`

Visibility / conditions

{"condition_id": 301, "type": "SuppressIf", "offset": 349240, "expr": ["EqIdVal QuestionId: 0x2C3, Value: 0x0", "EqIdVal QuestionId: 0x2C3, Value: 0x2", "Or"]}

Permalink

Record 803

Vsys/Psys Critical Threshold

Firmware Value

en-US “Input Vsys/Psys Full Scale & Critical Threshold.

Firmware help text

en-US “Input Vsys/Psys Full Scale & Critical Threshold. Vsys/Psys Critical = (Critical Threshold/Full Scale). Vsys input is in mVolts. Psys input is in mW or in m% (for ATX12VO)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c5
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x391
Width: 4 byte(s)
Range: 0 to 255000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`130000`

Visibility / conditions

{"condition_id": 301, "type": "SuppressIf", "offset": 349240, "expr": ["EqIdVal QuestionId: 0x2C3, Value: 0x0", "EqIdVal QuestionId: 0x2C3, Value: 0x2", "Or"]}

Permalink

Record 804

Vsys/Psys Full Scale

Firmware Value

Input Vsys/Psys Full Scale and Critical Threshold to program Vsys/Psys Critical(0x4A).

Firmware help text

Input Vsys/Psys Full Scale and Critical Threshold to program Vsys/Psys Critical(0x4A). Vsys/Psys Critical = (Critical Threshold/Full Scale) * 0xFF, Input is in mVolts.

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c6
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x385
Width: 4 byte(s)
Range: 0 to 255000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`24000`

Visibility / conditions

{"condition_id": 302, "type": "SuppressIf", "offset": 349334, "expr": ["EqIdVal QuestionId: 0x2C3, Value: 0x0", "EqIdVal QuestionId: 0x2C3, Value: 0x1", "Or"]}

Permalink

Record 805

Vsys/Psys Critical Threshold

Firmware Value

en-US “Input Vsys/Psys Full Scale & Critical Threshold.

Firmware help text

en-US “Input Vsys/Psys Full Scale & Critical Threshold. Vsys/Psys Critical = (Critical Threshold/Full Scale). Vsys input is in mVolts. Psys input is in mW or in m% (for ATX12VO)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c7
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x389
Width: 4 byte(s)
Range: 0 to 255000 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`6000`

Visibility / conditions

{"condition_id": 302, "type": "SuppressIf", "offset": 349334, "expr": ["EqIdVal QuestionId: 0x2C3, Value: 0x0", "EqIdVal QuestionId: 0x2C3, Value: 0x1", "Or"]}

Permalink

Record 806

Assertion Deglitch Mantissa

Firmware Value

Assertion Deglitch Mantissa 0x4F[7-3].

Firmware help text

Assertion Deglitch Mantissa 0x4F[7-3]. Assertion Deglitch = 2µs * Mantissa * 2^(Exponent)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c8
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2f2
Width: 1 byte(s)
Range: 0 to 255 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`1`

Permalink

Record 807

Assertion Deglitch Exponent

Firmware Value

Assertion Deglitch Exponent 0x4F[3-0].

Firmware help text

Assertion Deglitch Exponent 0x4F[3-0]. Assertion Deglitch = 2µs * Mantissa * 2^(Exponent)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2c9
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2f3
Width: 1 byte(s)
Range: 0 to 255 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`

Permalink

Record 808

De assertion Deglitch Mantissa

Firmware Value

De Assertion Deglitch Mantissa 0x49[7-3].

Firmware help text

De Assertion Deglitch Mantissa 0x49[7-3]. Assertion Deglitch = 2µs * Mantissa * 2^(Exponent)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2ca
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2f4
Width: 1 byte(s)
Range: 0 to 255 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`13`

Permalink

Record 809

De assertion Deglitch Exponent

Firmware Value

De Assertion Deglitch Exponent 0x49[3-0].

Firmware help text

De Assertion Deglitch Exponent 0x49[3-0]. Assertion Deglitch = 2µs * Mantissa * 2^(Exponent)

Form: CPU VR Settings
Opcode: Numeric
Question ID: 0x2cb
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x2f5
Width: 1 byte(s)
Range: 0 to 255 step 1

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`2`

Permalink

Record 810

VR Power Delivery Design

Firmware Value

Specifies the ADL Desktop board design used for the VR settings override values.

Firmware help text

Specifies the ADL Desktop board design used for the VR settings override values. By default, BIOS will override the default Desktop VR settings based on the board design. A value of AUTO(0) will use the board ID to determine the board design. Any other value will override the board id logic to provide a custom VR Power Delivery Design value. This is intended primarily for validation.

Form: CPU VR Settings
Opcode: OneOf
Question ID: 0x274e
VarStore: CpuSetup
VarStore GUID: B08F97FF-E6E8-4193-A997-5E9E9B0ADB32
Offset: 0x313
Width: 1 byte(s)
Range: 0 to 213 step 0

Value	Label	Markers
`0`	AUTO
`1`	ADL S 881 35W
`3`	ADL S 881 65W
`4`	ADL S 881 125W
`6`	ADL S 841 35W
`8`	ADL S 841 65W
`9`	ADL S 841 125W
`10`	ADL S 641 35W
`11`	ADL S 641 65W
`12`	ADL S 641 125W
`13`	ADL S 681 35W
`15`	ADL S 801 35W
`16`	ADL S 801 65W
`18`	ADL S 401 35W
`19`	ADL S 401 65W
`21`	ADL S 601 35W
`22`	ADL S 601 65W
`23`	ADL S 201 35W
`24`	ADL S 201 46W
`25`	ADL S 201 65W
`26`	ADL S 401 58W
`27`	ADL S 401 60W
`28`	ADL S 401 63W
`29`	ADL S BGA 881 65W
`30`	ADL S BGA 841 65W
`31`	ADL S BGA 441 65W
`32`	ADL S BGA 601 65W
`33`	ADL S BGA 681 65W
`34`	ADL S BGA 401 65W
`35`	ADL S Mobile BGA 881 55W
`36`	ADL S Mobile BGA 681 55W
`37`	ADL S Mobile BGA 481 55W
`38`	ADL S Mobile BGA 441 55W
`48`	ADL P 282 15W
`49`	ADL P 482 28W
`50`	ADL P 682 28W
`53`	ADL P 682 45W
`54`	ADL P 142 15W
`55`	ADL P 242 15W
`56`	ADL P 482 45W
`57`	ADL P 442 45W
`58`	ADL P 442 28W
`59`	ADL P 282 28W
`60`	ADL P 242 28W
`61`	ADL P 142 28W
`62`	ADL P 242 45W
`63`	ADL P 182 28W
`64`	ADL P 662 28W
`65`	ADL P 642 28W
`66`	ADL P 642 45W
`192`	RPL P 282 15W
`193`	RPL P 482 28W
`194`	RPL H 482 45W
`195`	RPL P 682 28W
`196`	RPL H 682 45W
`197`	RPL H 442 45W
`198`	RPL P 142 15W
`199`	RPL P 242 15W
`201`	RPL P 442 28W
`202`	RPL P 282 28W
`203`	RPL P 642 28W
`204`	RPL H 642 45W
`208`	RPL PX 282 15W
`209`	RPL PX 482 28W
`210`	RPL PX 482 45W
`211`	RPL PX 682 28W
`212`	RPL PX 682 45W
`213`	RPL PX 442 45W
`80`	ADL M 18 7W PMIC
`81`	ADL M 18 5W PMIC
`82`	ADL M 14 5W PMIC
`83`	ADL M 14 7W PMIC
`84`	ADL M 24 7W Discrete/Hybrid
`85`	ADL M 28 7W Discrete/Hybrid
`86`	ADL M 18 7W Discrete/Hybrid
`87`	ADL M 28 9W Discrete/Hybrid
`88`	ADL M 14 9W Discrete/Hybrid
`89`	ADL M 24 9W Discrete/Hybrid
`96`	ADL M 14 12W Discrete/Hybrid
`97`	ADL M 24 12W Discrete/Hybrid
`98`	ADL M 18 12W Discrete/Hybrid
`99`	ADL M 28 12W Discrete/Hybrid

Default store records

Store ID	Store label	Value	Option label
`0`	Standard	`0`	AUTO

Permalink

Record 811

Acoustic Noise Settings

Menu Link

Configure Acoustic Noise Settings for IA, GT and SA domains

Form: CPU VR Settings
Opcode: Ref
Question ID: 0x2cc

Permalink

Record 812

Core/IA VR Settings

Menu Link

Core/IA VR Settings

Form: CPU VR Settings
Opcode: Ref
Question ID: 0x2cd

Visibility / conditions

{"condition_id": 306, "type": "SuppressIf", "offset": 350212, "expr": ["EqIdVal QuestionId: 0x125F, Value: 0x1"]}

Permalink

Record 813

GT VR Settings

Menu Link

GT VR Settings

Form: CPU VR Settings
Opcode: Ref
Question ID: 0x2ce

Visibility / conditions

{"condition_id": 307, "type": "SuppressIf", "offset": 350237, "expr": ["EqIdVal QuestionId: 0x125E, Value: 0x1"]}

Permalink

Record 814

SA VR Settings

Menu Link

SA VR Settings

Form: CPU VR Settings
Opcode: Ref
Question ID: 0x2cf

Visibility / conditions

{"condition_id": 308, "type": "SuppressIf", "offset": 350262, "expr": ["EqIdVal QuestionId: 0x1289, Value: 0x1", "EqIdVal QuestionId: 0x1288, Value: 0x0", "Or"]}

Permalink

Record 815

RFI Settings

Menu Link

RFI Settings

Form: CPU VR Settings
Opcode: Ref
Question ID: 0x2d0

Visibility / conditions

{"condition_id": 309, "type": "SuppressIf", "offset": 350297, "expr": ["EqIdVal QuestionId: 0x1286, Value: 0x0"]}

Permalink